



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,891	07/30/2003	Thomas R. Woodall	PD-02W207	7948
7590 Leonard A. Alkov, Esq. Raytheon Company P.O. Box 902 (E4/N119) El Segundo, CA 90245-0902				
EXAMINER				
PETRANEK, JACOB ANDREW				
ART UNIT		PAPER NUMBER		
2183				
MAIL DATE		DELIVERY MODE		
05/19/2008		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/630,891

Applicant(s)

WOODALL, THOMAS R.

Examiner

JACOB PETRANEK

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 December 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-12, 14-21 and 23-28 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-12, 14-21 and 23-28 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SF/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1, 3-12, 14-21, and 23-28 are pending.
2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 2/29/2008 has been entered.
3. The office acknowledges the following papers:
Arguments and claims filed on 12/24/2007.

New Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. §103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
5. Claims 1, 3-9, 11-12, 14-21, and 23-28 are rejected under 35 U.S.C. §103(a) as being unpatentable over Bates et al. (U.S. 7,080,360), Rodgers et al. (U.S. 5,517,657), in view of Pardo et al. (U.S. 5,754,839).
6. As per claim 1:
Bates and Rodgers disclosed a stream computer, said stream computer comprising:

A plurality of interconnected functional units, each of said functional units of said plurality of interconnected functional units connected to one or more functional units of said plurality of interconnected functional units using one or more programmable switches, said programmable switches responsive to commands concurrent with a data stream (Bates: Figure 4, column 6 lines 57-67)(Rodgers: Figure 2a elements 301-304 and 305, column 6 lines 49-63)(Figure 4 of Bates shows code that is inherently executed on a processor. The combination results in this code being executed on the processor of Rodgers. The execution units are the plurality of functional units that are connected via the reservation station, which is a switch that receives data and routes it to a corresponding functional unit. The reservation station is programmable when initially designed and is responsive to received commands.), each of said functional units responsive to said data stream containing data to be operated on by one or more of said functional units and to tokens within said data stream, said tokens identifying how said functional units are to operate on said data stream (Rodgers: Figure 2a elements 301-304, column 6 lines 49-63)(The functional units respond to tokens (i.e. opcodes) and corresponding data that will indicate how to execute instructions.), said functional units operating concurrently in response to said data stream (Rodgers: Figure 2a element 203)(The processor is a superscalar processor that executes instruction in parallel.);

Digital logic cooperatively associated with one of said functional units for comparing said data stream presented to said one of said functional units with a debug stream (Bates: Figure 5 elements 508, 520, and 528, column 8 lines 1-13 and column

10 lines 17-41)(For conditional breakpoints, a value is being compared from the data stream to the debug stream to see if a conditional breakpoint has occurred.);

Reporting logic associated with said digital logic for reporting the occurrence of matches between said data stream and said debug stream (Bates: Figure 5 element 542, column 10 lines 17-41)(When a conditional breakpoint occurs, the information is send to the display.).

Figure 4 of Bates show code that is inherently executed on a processor. The advantage of using a superscalar processor to execute this code is that they are capable of increased performance through parallel processing. One of ordinary skill in the art would have been motivated by this advantage to implement the inherent processor of Bates as a superscalar processor. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the inherent processor in Bates as a superscalar processor for the advantage of increased performance.

Bates and Rodgers failed to teach wherein said digital logic extracts similarities between said data stream and said debug stream to generate a viewpoint.

However, Pardo disclosed wherein said digital logic extracts similarities between said data stream and said debug stream to generate a viewpoint (Pardo: Figure 2, column 2 lines 30-40)(Watchpoints allow for extracting data without interrupting the processor, which is the same as viewpoints.).

Bates disclosed that the processor allows for watchpoints to occur during the normal debugging process, but failed to teach how this would occur and how a

Art Unit: 2183

watchpoint functions compared to a breakpoint (Bates: Column 5 lines 8-20). One of ordinary skill in the art would have thus been motivated to learn how a watchpoint functions compared to a breakpoint to make the combination of Pardo and Bates. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the process of handling watchpoints from Pardo for the processor of Bates.

7. As per claim 3:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 2 wherein said digital logic generates said viewpoint without interrupting said data stream (Pardo: Column 1 lines 41-53).

8. As per claim 4:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 1 wherein said digital logic extracts similarities between said data stream and said debug stream to induce a breakpoint (Bates: Figure 5 elements 516 and 528, column 5 lines 39-55 and column 10 lines 17-41)(A conditional breakpoint compares a value to the data stream to determine if a breakpoint occurred or not.).

9. As per claim 5:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 4 wherein said digital logic extracts similarities between said data stream and said debug stream to induce said breakpoint in response to a breakpoint number arriving at said digital logic (Bates: Figure 5 elements 516 and 528, column 10 lines 1-3 and lines 17-41)(It's obvious to one of ordinary skill in the art that multiple breakpoints could be set

when debugging and each breakpoint would have a tag that tells which is which.).

10. As per claim 6:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 4 wherein said digital logic generates said breakpoint and interrupts said data stream passing through said digital logic (Bates: Figure 5 elements 516 and 528, column 10 lines 1-3).

11. As per claim 7:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 4 wherein said digital logic generates said breakpoint and allows said data stream to pass through (Bates: Figure 5 element 530, column 10 lines 17-41)(If the condition for the breakpoint is false, then the data is allowed to pass through without the breakpoint interrupting the processor.).

12. As per claim 8:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 1 wherein said at least one of said plurality of interconnected functional units, said digital logic, and said reporting logic are integrated on a single substrate (Official notice is given that all of the functional units, digital logic, and reporting logic could be on a single chip.).

13. As per claim 9:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 1 wherein said reporting logic are compatible with a graphical user interface, said graphical user interface identifying said functional units, and inputs and outputs of said

functional units (Bates: Column 10 lines 17-41)(The breakpoint data is sent to the GUI.).

14. As per claim 11:

Bates, Rodgers, and Pardo disclosed a stream computer as described in claim 1, wherein said digital logic further comprises arithmetic logic units (ALU) and memory functions, said functions obtained by allocating some functional units to perform said ALU and memory functions (Rodgers: Figure 4 elements 301 and 302)(Elements 301 and 302 perform ALU and memory functions.).

15. As per claim 12:

Claim 12 essentially recites the same limitations of claim 1. Claim 12 additionally recites the following limitations:

A second plurality of interconnected functional units for concurrently comparing internal streams with debug streams (Bates: Figures 5 and 6 element 512, column 6 lines 20-30 and column 8 lines 1 continued to column 10 line 16.)(The safety net breakpoints are also considered internal breakpoints.).

16. As per claim 14:

Claim 14 essentially recites the same limitations of claim 3. Therefore, claim 14 is rejected for the same reasons as claim 3.

17. As per claim 15:

Claim 15 essentially recites the same limitations of claim 4. Therefore, claim 15 is rejected for the same reasons as claim 4.

18. As per claim 16:

Claim 16 essentially recites the same limitations of claim 5. Therefore, claim 16 is rejected for the same reasons as claim 5.

19. As per claim 17:

Claim 17 essentially recites the same limitations of claim 6. Therefore, claim 17 is rejected for the same reasons as claim 6.

20. As per claim 18:

Claim 18 essentially recites the same limitations of claim 7. Therefore, claim 18 is rejected for the same reasons as claim 7.

21. As per claim 19:

Claim 19 essentially recites the same limitations of claim 8. Therefore, claim 19 is rejected for the same reasons as claim 8.

22. As per claim 20:

Claim 20 essentially recites the same limitations of claim 9. Therefore, claim 20 is rejected for the same reasons as claim 9.

23. As per claim 21:

Claim 21 essentially recites the same limitations of claim 12. Therefore, claim 21 is rejected for the same reasons as claim 12.

24. As per claim 23:

Claim 23 essentially recites the same limitations of claim 3. Therefore, claim 23 is rejected for the same reasons as claim 3.

25. As per claim 24:

Claim 24 essentially recites the same limitations of claim 4. Therefore, claim 24 is rejected for the same reasons as claim 4.

26. As per claim 25:

Claim 25 essentially recites the same limitations of claim 5. Therefore, claim 25 is rejected for the same reasons as claim 5.

27. As per claim 26:

Claim 26 essentially recites the same limitations of claim 6. Therefore, claim 26 is rejected for the same reasons as claim 6.

28. As per claim 27:

Claim 27 essentially recites the same limitations of claim 7. Therefore, claim 27 is rejected for the same reasons as claim 7.

29. As per claim 28:

Claim 28 essentially recites the same limitations of claim 9. Therefore, claim 28 is rejected for the same reasons as claim 9.

30. Claim 10 is rejected under 35 U.S.C. §103(a) as being unpatentable over Bates et al. (U.S. 7,080,360), Rodgers et al. (U.S. 5,517,657), in view of Pardo et al. (U.S. 5,754,839), further in view of Master et al. (U.S. 6,836,839).

31. As per claim 10:

Bates and Pardo disclosed a stream computer as described in claim 1.

Bates and Pardo failed to teach wherein one or more of said functional units are reconfigured to become part of said digital logic.

However, Master disclosed wherein one or more of said functional units are reconfigured to become part of said digital logic (Master: Figure 1, column 4 lines 50-64)(The combination of Master and Bates allows for the functional units being developed on a FPGA and thus has the capability of being reconfigured for other uses.).

The advantage of using a FPGA on the ACE system of Master for processing units is that they are reconfigurable after post fabrication, reconfigurable in real time, allow for multiple modes of operation, and minimizes power consumption while increasing performance (Master: Column 3 lines 19-52). These advantages would have motivated one of ordinary skill in the art at the time of the invention to implement a FPGA for use on the processor of Bates. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement a FPGA for the processing units of Bates for the above advantages.

Response to Arguments

32. The arguments presented by Applicant in the response, received on 12/24/2007 are considered persuasive:

33. Applicant argues "Bates does not teach its use with a plurality of functional units where the functional units are interconnected by switches for routing flows among functional units."

This argument is found to be persuasive. The examiner agrees that Bates failed to teach this limitation. However, a new ground of rejection has been given due to the amendment.

Conclusion

The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Barry et al. (U.S. 6,842,811), taught four processor modes within a processor
Key et al. (U.S. 6,173,386), taught debugging data on a parallel processor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JACOB PETRANEK whose telephone number is (571)272-5988. The examiner can normally be reached on M-F 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Eddie P Chan/
Supervisory Patent Examiner, Art Unit 2183

Jacob Petranek
Examiner, Art Unit 2183